

Flash Memory: Signal Processing Perspective

Jaekyun Moon

EE Dept
KAIST


April 20, 2010

NVRAMOS Forum



Outline

- Review of the write, read, erase and disturb at the device level
- Why LDPC code?
 - performance potential in comparison with BCH
- Set-partitioning aided by soft information and multi-level coding
- Soft demapping (cell output to bit-level soft decision conversion)
- Soft information evolution in LDPC decoding
- Disturb modeling and turbo equalization

SSP Signal Flow






Basic NAND Cell Structure




When a positive potential is applied to the control gate in a typical flash memory cell, negatively charged electrons are pushed through the thin oxide layer between the substrate and the floating gate and are trapped on the floating gate. This potential alters the threshold value.

Write, Read and Wear (Endurance)




After erasure for a new cell:
no stuck electrons in the tunnel oxide layer




After erasure for an end-of-life cell: with increasing programming cycles, more and more electrons getting trapped in the tunnel (erasure eventually becomes impossible)

Detrapping & SILC




Temperature-cycling and slow cycling can cause de-trapping of stuck electrons in the tunnel oxide and layer boundaries.



Disturbance and other stress factors can cause stress-induced leakage current (SILC), the escape of charge from the floating gate into the substrate. SILC can be a result of programming or reading nearby cells.


Under SILC, a read disturb can affect cells in an addressed word-line (resulting in electron injection in erased cells during read operation).

LDPC Code Performance




LDPC can handle $10^{(-1.913)} \times 9830 = 120$ error bits on average per 9830 bits.

BCH Code Performance: Raw BER vs Corrected WER



Need BER of $\sim 5 \times 10^{-3}$ or lower
to bring down WER to less than 10^{-10} .
Can handle less than 48 error bits on average per 9592 bits.

Real LDPC Error performance (10G Ethernet) – no visible error floor (give us hope!)




LDPC (2048,1723), R=0.84

BER with TCM (estimated)

Set-Partitioning Aided by Side Information

MLC: Raw BER for Gray-Mapping and Hard Decision




$$P_{raw} = \frac{3}{4} P(n > \Delta/2)$$

(n-s, k-s, t)=(8751,8192,40) BCH Code

$$P_{word\ BCH} = P(error > t) = \sum_{i=41}^{n=8751} \binom{n}{i} P_{raw}^i (1 - P_{raw})^{n-i}$$

Multi-Level Coding: Set-Partitioning




Example:

Assume 11 is the correct signal
but noise forces a 01 read.

After ECC correction on MSB, we have the correct group label 1.
Between 10 and 11 in group 1, hopefully 11 will finally be decided.
(utilize some sort of side information such as 01+ or 01- read, if available).

Multilevel-Code Error Rate

set-partitioning:




$$\begin{aligned}
 P_{\text{word MLBCH}} &= P(\text{LSB in error} \mid \text{MSB corrected})P(\text{MSB corrected}) \\
 &\quad + \underbrace{P(\text{LSB in error} \mid \text{MSB not corrected})}_{1} P(\text{MSB not corrected}) \\
 &\approx \underbrace{P(\text{LSB in error} \mid \text{MSB corrected})}_{P(n > \Delta)} + P(\text{MSB not corrected})
 \end{aligned}$$

$$P(\text{MSB not corrected}) = \text{BCH failure probability with } P_{\text{raw}} = 1.5P(n > \Delta / 2)$$

LSB detection signal margin improved by 6 dB

Hard Information Plus Side Information



Channel Output:


10

01 (01+ or 01-)

11 (11+ or 11-)


00

Form a 4-Point Constellation Based on 2 Consecutive Cells ... (Even in MLC or TLC, only 1 bit in each "page-cell")



Soft-Demapping

Soft Demapping



Ex: given r (“gray blue”), estimate $P(s_1)$, $P(s_2)$, $P(s_3)$ and $P(s_4)$.

$$P(\text{MSB}=1) = P(s_1) + P(s_3),$$


$$P(\text{LSB}=1) = P(s_2) + P(s_3).$$

Soft decision:

$$\text{LLR}(\text{MSB}) = \log\{P(\text{MSB}=1)/P(\text{MSB}=0)\}$$

$$\text{LLR}(\text{LSB}) = \log\{P(\text{LSB}=1)/P(\text{LSB}=0)\}$$

Soft Demapping in the Case of Hard Output



Ex: given r (“pink”), estimate $P(s_1)$, $P(s_2)$, $P(s_3)$ and $P(s_4)$.

$$P(\text{MSB}=1) = P(s_1) + P(s_3),$$


$$P(\text{LSB}=1) = P(s_2) + P(s_3).$$

Soft decision:

$$\text{LLR}(\text{MSB}) = \log\{P(\text{MSB}=1)/P(\text{MSB}=0)\}$$

$$\text{LLR}(\text{LSB}) = \log\{P(\text{LSB}=1)/P(\text{LSB}=0)\}$$


Iterative Soft Information Processing



Ex: given r “quantized”, estimate $P(s_1)$, $P(s_2)$, $P(s_3)$ and $P(s_4)$.
 $P(\text{MSB}=1) = P(s_1) + P(s_3)$,
 $P(\text{LSB}=1) = P(s_2) + P(s_3)$.

← Estimates of $P(s_1), \dots, P(s_4)$ can improve with a priori information on $P(\text{MSB}=1)$ and $P(\text{LSB}=1)$


How Does Soft Information Improve During LDPC Decoding



Strong 1
Weak 1
Medim 1

Strong 1
Weak 1
Weak 1

Strong 0
Weak 0
Strong 0




Simulation Results


LDPC Code Parameters

- WiFi 802.11n Standard
- Codeword size: 1944 bits
- Code Rate: 5/6
- Iteration: 0, 1, 5, 10, 15
- SNR: 12 dB (Peak-to-peak/rms)


0 Iteration




After 1 Iteration




After 5 Iteration




After 10 Iteration




After 15 Iteration




Histogram - 0 Iteration




Histogram - After 1 iteration



Histogram – After 5 iterations




Histogram – After 10 iterations



Channel Modeling: Signal-Level Characterization of Cell Disturb

Channel Modeling: Cell Correlation




No cell correlation $r_{ij} = x_{ij} + n_{ij}$

Cell correlation through program/read disturb $r_{ij} = x_{ij} + \Delta(x_{ij}, x_{i_1j_1}, x_{i_2j_2}, x_{i_3j_3}, x_{i_4j_4}) + n_k$

affecting cells

victim cell


Channel Identification Problem



Feed the system with known data \mathbf{x} .
Observe \mathbf{r} .

Characterize the system enough, so for new data \mathbf{x}'
we would know what \mathbf{r}' is.

Channel Identification Problem



Feed the system with known data \mathbf{x} .

Adjust $f()$ until \mathbf{e} is minimized (a sequential update algorithm is used).


Once \mathbf{e} stabilizes, $f()$ should resemble the system closely.

We in essence are fitting the unknown box with a fixed model (with a known structure but with unknown parameters)

Characterized Channel




A general $f(\cdot)$: RAM




$f(\cdot)$ is a RAM and its contents are the cells' read values.
The local patterns of affecting cells are the RAM addresses.

When the error e is minimized (and stabilized), the RAM contents reflect the actual cell read values.


RAM Update Process: An Example of “Local” Pattern



RAM Update Process: An Example of “Local” Pattern



RAM Update Process: An Example of “Local” Pattern




RAM Update Process

$$f \left(\underbrace{x_{ij}}_{\text{victim cell}}, \underbrace{x_{i,j-1}, x_{i-1,j}, x_{i,j+1}, x_{i+1,j}}_{\text{affecting cells}} \right) \approx r_{ij}$$

address (surrounding pattern)

add1	add2	add3	add4
add5	add6		



$$f(\text{address1}) \leftarrow f(\text{address1}) + \mu \cdot r(\text{address1}) \cdot e(\text{address1})$$

Do this for all addresses.

**With
Channel iteration**

